







Newton II Intel APL Platform UMA Block Diagram (Windows)





APL ULT (DDR3L)

(7.11.28.35) +1.35VSUS






SPI socket P/N: DFHS08FS023 only for A-TEST





SPI ROM	Vender	Size	Quanta P/N	Vender P/N
1.8V	WND	8MB	AKE5EZN0N01W25Q64FWSSIC	



Apollolake (DISPLAY, eDP)

$$(3,5,6,7,9,10,12,14,15,21,29,31,33,35) \\ (6,12,13,14,18,21,33) \\ (6,11,12,13,14,15,16,17,18,19,20,21,22,23,24,26,28,29,32,33)$$



PROJECT : LI8G
Quanta Computer Inc.

Document Number **BXTP (HDMI/eDP)** Rev 1A
 Date: Thursday, September 08, 2016 Sheet 4 of 40

Apollolake (EMMC/LPC/I2C)

(3,4,6,7,9,10,12,14,15,21,29,31,33,35)
(4,6,12,13,14,18,21,33)+1.8VSS
+1.8V

Refer to EDS, need change to Function 3 for pin H52

use for SPI TPM chip select

(15) SOC_SPI_CS2#_TPM → SOC_SPI_CS2#_TPM

Pull low for normal platform operation

Pull low for normal platform operation

LPC 1.8V/3.3V mode select

Boot BIOS Strap

Pull low for normal platform operation

Pull low for normal platform operation

Pull low for normal platform operation

EC LPCCLK

Top swap override

Pull low for normal platform operation

Pull high for normal platform operation

LPC set 3.3V

DEBUG LPCCLK

Enable CSE(TXE3.0) ROM Bypass

RTC Clock Timer Bypass

Allow eMMC as a boot source

Allow SPI as a boot source

Force DNX FW Load

Pull low for normal platform operation

(12)

SOC_KBC_SMI

C263
18P/50V_4

TP43

GPIO_120

GPIO_121

GPIO_122

GPIO_123

EC_SIT-01

LPC set 3.3V

DEBUG LPCCLK

Enable CSE(TXE3.0) ROM Bypass

RTC Clock Timer Bypass

Allow eMMC as a boot source

Allow SPI as a boot source

Force DNX FW Load

Pull low for normal platform operation

(12)

SOC_KBC_SMI

C264
18P/50V_4

TP44

GPIO_40

GPIO_41

GPIO_42

GPIO_43

GPIO_44

GPIO_45

GPIO_46

GPIO_47

GPIO_48

SOC_KBC_SMI

C21
0.1U/16V_4

EC_SIT-01

LPC set 3.3V

DEBUG LPCCLK

Enable CSE(TXE3.0) ROM Bypass

RTC Clock Timer Bypass

Allow eMMC as a boot source

Allow SPI as a boot source

Force DNX FW Load

Pull low for normal platform operation

(12)

SOC_KBC_SMI

C263
18P/50V_4

TP45

GPIO_49

GPIO_50

GPIO_51

GPIO_52

GPIO_53

GPIO_54

GPIO_55

GPIO_56

GPIO_57

GPIO_58

GPIO_59

GPIO_60

GPIO_61

GPIO_62

GPIO_63

GPIO_64

GPIO_65

GPIO_66

GPIO_67

GPIO_68

GPIO_69

GPIO_70

GPIO_71

GPIO_72

GPIO_73

GPIO_74

GPIO_75

GPIO_76

GPIO_77

GPIO_78

GPIO_79

GPIO_80

GPIO_81

GPIO_82

GPIO_83

GPIO_84

GPIO_85

GPIO_86

GPIO_87

GPIO_88

GPIO_89

GPIO_90

GPIO_91

GPIO_92

GPIO_93

GPIO_94

GPIO_95

GPIO_96

GPIO_97

GPIO_98

GPIO_99

GPIO_100

GPIO_101

GPIO_102

GPIO_103

GPIO_104

GPIO_105

GPIO_106

GPIO_107

GPIO_108

GPIO_109

GPIO_110

GPIO_111

GPIO_112

GPIO_113

GPIO_114

GPIO_115

GPIO_116

GPIO_117

GPIO_118

GPIO_119

GPIO_120

GPIO_121

GPIO_122

GPIO_123

GPIO_124

GPIO_125

GPIO_126

GPIO_127

GPIO_128

GPIO_129

GPIO_130

GPIO_131

GPIO_132

GPIO_133

GPIO_134

GPIO_135

GPIO_136

GPIO_137

GPIO_138

GPIO_139

GPIO_140

GPIO_141

GPIO_142

GPIO_143

GPIO_144

GPIO_145

GPIO_146

GPIO_147

GPIO_148

GPIO_149

GPIO_150

GPIO_151

GPIO_152

GPIO_153

GPIO_154

GPIO_155

GPIO_156

GPIO_157

GPIO_158

GPIO_159

GPIO_160

GPIO_161

GPIO_162

GPIO_163

GPIO_164

GPIO_165

GPIO_166

GPIO_167

GPIO_168

GPIO_169

GPIO_170

GPIO_171

GPIO_172

GPIO_173

GPIO_174

GPIO_175

GPIO_176

GPIO_177

GPIO_178

GPIO_179

GPIO_180

GPIO_181

GPIO_182

GPIO_183

GPIO_184

GPIO_185

GPIO_186

GPIO_187

GPIO_188

GPIO_189

GPIO_190

GPIO_191

GPIO_192

GPIO_193

GPIO_194

GPIO_195

GPIO_196

GPIO_197

GPIO_198

GPIO_199

GPIO_200

GPIO_201

GPIO_202

GPIO_203

GPIO_204

GPIO_205

GPIO_206

GPIO_207

GPIO_208

GPIO_209

GPIO_210

GPIO_211

GPIO_212

GPIO_213

GPIO_214

GPIO_215

GPIO_216

GPIO_217

GPIO_218

GPIO_219

GPIO_220

GPIO_221

GPIO_222

GPIO_223

GPIO_224

GPIO_225

GPIO_226

GPIO_227

GPIO_228

GPIO_229

GPIO_230

GPIO_231

GPIO_232

GPIO_233

GPIO_234

GPIO_235

GPIO_236

GPIO_237

GPIO_238

GPIO_239

GPIO_240

GPIO_241

GPIO_242

GPIO_243

GPIO_244

GPIO_245

GPIO_246

GPIO_247

GPIO_248

GPIO_249

GPIO_250

GPIO_251

GPIO_252

GPIO_253

GPIO_254

GPIO_255

GPIO_256

GPIO_257

GPIO_258

GPIO_259

GPIO_260

GPIO_261

GPIO_262

GPIO_263

GPIO_264

GPIO_265

GPIO_266

GPIO_267

GPIO_268

GPIO_269

GPIO_270

GPIO_271

GPIO_272

GPIO_273

GPIO_274

GPIO_275

GPIO_276

GPIO_277

GPIO_278

GPIO_279

GPIO_280

GPIO_281

GPIO_282

GPIO_283

GPIO_284

GPIO_285

GPIO_286

GPIO_287

GPIO_288

GPIO_289

GPIO_290

GPIO_291

GPIO_292


GPIO_293

GPIO_294


GPIO_295

GPIO_296


GPIO_297




AC_PRESENT




eDP HPD




RTC Circuitry (RTC)




EC reset RTC







SMBUS



DDR3L Click Pad



Apollolake ULT (GND)




R7193, please close Ball AE47.


HARDWARE STRAPS

(3,4,5,6,7,10,12,14,15,21,29,31,33,35) +1.8VS5

Follow APL WoW36 ::
Enable boot from SPI
GPIO_43=0;GPIO_44=1




Hardware Strap	Strap Description	Value
GPIO_36	VCC 1P24V 1P35V_A voltage select 0 = 1.24V 1 = 1.35V	0
GPIO_39	Enable CSE(TXE3.0) ROM Bypass 0 = Disable bypass 1 = Enable Bypass	0
GPIO_43	Allow eMMC as a boot source 0 = Disable 1 = Enable	0
GPIO_44	Allow SPI as a boot source 0 = Disable 1 = Enable	1
GPIO_47	Force DNX FW Load 0 = Do not force 1 = Force	0
GPIO_78	SMBus 1.8V/3.3V mode select 0=buffers set to 3.3V 1=buffers set to 1.8V	0
GPIO_88	PMU 1.8V/3.3V mode select 0=buffers set to 3.3V mode 1=buffers set to 1.8V mode	0
GPIO_92	SMBus No Re-Boot 0 = Disable (default) 1 = Enable	0
GPIO_110	LPC 1.8V/3.3V mode select 0=buffers set to 3.3V mode 1=buffers set to 1.8V mode	0
GPIO_111	Boot BIOS Strap 0 = Boot from SPI 1 = Do not boot from SPI	0
GPIO_120	Top swap override 0 = Disable 1 = Enable	0



Please ensure that this strap is pulled LOW when RSM_RST_N de-asserts for normal platform operation.
GPIO_40/GPIO_48/GPIO_104/GPIO_105/GPIO_112/GPIO_113/GPIO_117/GPIO_121 PD
GPIO_106/GPIO_123 PU

PROJECT : LI8G
Quanta Computer Inc.

10





PROJECT : LI8G

Quanta Computer Inc.




Size	Document Number		Rev
	APL XDP		1A
Date:	Thursday, September 08, 2016	Sheet	10 of 40

BOM



Swap DQ & DQS 03/15

For EMI RESERVE








Correct CHA VREF_DQ/CA net name
10/29





PROJECT : LI8G
Quanta Computer Inc.
Part Number
DDR3L DIMM0-RVS(4.0H)CH-A



12













HDMI CONN

Size	Document Number	Rev
	HDMI CONN	1A
Date:	Thursday, September 08, 2016	Sheet 14 of 40




ALC3268






Remove For Not Using SWR mode





A circuit diagram showing a 3V battery labeled "3V_6" connected to a component labeled "40 mils (lout=1A)". A red circle highlights the connection point between the battery and the component.





For RTL8111GUS
* Place 0.1uF CAP close to each VDD10 pin-- 3, 8, 22, 30



Tramsformer



Layout: All termination signal should have 50 mil trace / 50mil spacing




PROJECT : LI8G
Quanta Computer Inc.


number

LAN(RTL8111GUS)


M.2 2280 SSD








G-SENSOR For Yoga






Size	Document Number				Rev
	M.2 2280/G-SENSOR				1A
Date:	Thursday, September 08, 2016	Sheet	18	of	40







FAN CONN**Thermal Sensor****CPU PTC circuit****To EC**

KEYBOARD**Click Pad****To Card Reader Board**


A/C cover & power button LED




Mute LED



Speaker LED









Fn key LED



PROJECT : LI8G
Quanta Computer Inc.


Size	Document Number	Rev
Custom	LED/SW	1A

Date: Monday, September 12, 2016 Sheet 24 of 40


Hole For CPU bracket**NGFF WLAN****NGFF M.2 2280****Boundary Hole****PAD****Non-PTH Hole**


PROJECT : LI8G
Quanta Computer Inc.

Size	Document Number	Rev
Screw Hole		1A
Date:	Thursday, September 08, 2016	Sheet 25 of 40



VR PAGE: +V5A & +V3P3A







IMVP8 VR Controller

Rail A (1(phase)) +VCCGI

Rail C (1(phase) } +VNN




APL VR (1+1 Phase)	
+VCCGI	+VNN
Icc Max: 21A	Icc Max: 4.8A
Icc TDC: 18A	Icc TDC: N/A
Vboot: 0V	Vboot: 1.05V
OCP: 25A	OCP: 8A
Fsw: 750KHZ	Fsw: 750KHZ
VCCGI L/L: :	
R_DC_LL: 6mV/A	
R_AC_LL: 6mV/A	



(13,26,27,28,29,34,35) +VBATA
 (7,29) +VCC_VCGI
 (7,29) +VNN
 (13,20,24,27,28,29,33,35) +5VSS

VCCGI




+VCCGI

Icc Max: 21A
 Icc TDC: 18A
 Vboot: 0V
 OCP: 25A
 Fsw: 750KHZ

VCCGI L/I:

R_DC_LL: 6mV/A
 R_AC_LL: 6mV/A


VNN



+VNN


Icc Max: 4.8A
 Icc TDC: N/A
 Vboot: 1.05V
 OCP: 8A
 Fsw: 750KHZ

+1.8V_S5
1.8Volt +/- 5%
TDC : 0.315A
PEAK : 0.42A
Width : 20mil



$$0.6*(R1+R2)/R2$$

+1.24V_S5
1.24Volt +/- 5%
TDC : 0.975A
PEAK : 1.3A
Width : 40mil




R2

Change +1.24VSUS EN for Apollo Lake power sequence
10/29

+1.05V_S5
1.05Volt +/- 5%
TDC : 2.025A
PEAK : 2.7A
Width : 100mil

Rename +1.05V_S5 to +1.05V
10/29


EC-FVT-P01




PROJECT : LI8G


Quanta Computer Inc.

Size	Document Number		Rev
	+1.05V (RT8068AZQW)		1A
Date:	Thursday, September 08, 2016	Sheet	32
		of	40



Imax=1.58A
Pd: ?W







PROJECT : LI8G
Quanta Computer Inc.

Size	Document Number	Rev
PTC Circuit		
Date: Thursday, September 08, 2016	Sheet 34 of 40	1A

DISCHARGE





LI8 EE Schematic EC Tracking Record A to B version(SDV/FVT Planar)

37

EC #	Page	Description	Part Affected
EC-FVT-01	24	Modify LED limited circuit resistor value the same as Newton 1.	R301,R306
EC-FVT-02	13	Buyer request change CAP PN due to EOD issue.	C238
EC-FVT-03	12	Stuff 100K to keep RSMRST# low after S5_ON ramped.	R321
EC-FVT-04	15	Add level shift for TPM reset pin.	Add Q47,R512,R507 Reserve Q46,R245
EC-FVT-05	21	S5_ON PU RES change to 10K to solve can't power on issue.	R468
EC-FVT-06	21	Modify R26/R21 PU power rail to solve can't power on issue.	
EC-FVT-07	12	Add CLKREQ# level shift circuit	Add U34,R510,R511 Reserve R508,R509
EC-FVT-08	3	Modify CLKREQ# PU power rail to +1.8VS5	
EC-FVT-09	15	Modify TPM footprint for pin4/pin11	U14
EC-FVT-10	18	RDC request to modify SSD CONN footprint	CN16
EC-FVT-11	3	Un-stuff BIOS ROM socket	Delete U29,U16 Add U17
EC-FVT-12	10	Un-stuff XDP CONN	Delete CN4
EC-FVT-13	5	Modify BID for FVT stage	Un-stuff R325; Stuff R342
EC-FVT-14	16,24,14	Follow ESD team request to modify ESD component P/N	SC8,SC13 Add EC8
EC-FVT-15	21	Un-stuff ESD component	Delete SC20
EC-FVT-16	6	Intel recommand to un-stuff RSMRST# & CORE_PWROK PU RES	Delete R391,R396
EC-FVT-17	21	Change RES value	R436
EC-FVT-18	5,16	Delete components which is workaround for ES sample CPU	Delete R145,R140,R146
EC-FVT-19	21	Modify EC pin11 VCC power rail to fix 3VPCU can't drop to 0V while press reset button	Add R13 Delete R19

LI8G Power Schematic EC Tracking Record A to B version



PROJECT : U18G

Quanta Computer Inc


PWR A to B EC History

LI8G EE Schematic EC Tracking Record B to C version(FVT -> SIT Planar)

EC #	Page	Description	Part Affected
EC-SIT-01	5	Modify KB LED GPIO to fix LED always on issue	
EC-SIT-02	21	Add MOS to turn off S5_ON while press EC reset button	Add Q50,R517
EC-SIT-03	16	Un-stuff Q30 to fix external MIC no function issue	Delete Q30 ; Add R484
EC-SIT-04	22	Modify MOS enable pin to fix press 4s power button shut down can't power on issue	
EC-SIT-05	22	Un-stuff diode and replace it with 0ohm	Delete D19 ; Add R513
EC-SIT-06	22	Modify PU RES value to 10K	R479
EC-SIT-07	22	Modify PTC circuit RES value to 100K	R458
EC-SIT-08	24	Un-stuff power on LED due to light leakage issue	Delete LED2,R284
EC-SIT-09	3	Follow Intel DG to PD USB2_VBUS_SNS	Delete R106 ; Add R113
EC-SIT-10	3	Follow Intel DG to PD USB2_DUALROLE_ID oin and reserve PU RES	Delete R105
EC-SIT-11	24	Modify KB LED limited-current RES value to meet test criteria	R290,R294
EC-SIT-12	21,26	Connect battery enable pin to EC	Delete PR111 ; Add R515
EC-SIT-13	19	WLAN power connect to +3.3V directly	Delete F4 ; Add F10
EC-SIT-14	13,19	Delete diode & PU RES due to no leakage concern	Delete D9,D10,R171,R173 ; Add R518,R519
EC-SIT-15	16	Modify ACZ_BCLK_AUDIO CAP value to fix Jitter over Spec issue	C148
EC-SIT-16	6	Add diode to fix can't power on until plug RTC issue	Add D25
EC-SIT-17	6	Stuff RTC_RST circuit	Add R477,R478
EC-SIT-18	21	Modify power rail to fix S5 leakage issue	Delete R13 ; Add R19
EC-SIT-19	5	Reserve IERR function	Delete R328 ; Add Q27
EC-SIT-20	13	Delete MOS which is no used for LCD_BK_OFF function	Delete Q6
EC-SIT-21	6	Modify TP to larger one	TP17,TP21
EC-SIT-22	16	Modify RES value to fix BIOS beep no sound issue	R250
EC-SIT-23	21	Connect THRMTRIP# to EC GPIO pin directly(reserve)	
EC-SIT-24	21	Reserve test point	Add TP56,TP57,TP58
EC-SIT-25	5	Modify board ID for SIT stage	Delete R324,R342 ; Add R341,R325
EC-SIT-26	20	Change USB power switch PN to 1.5A	U27,U28
EC-SIT-27	13	PN EOD issue	C238
EC-SIT-28	24	Modify PN	R301
EC-SIT-29	20	PN EOD issue	R184

LI8G Power Schematic EC Tracking Record B to C version(FVT -> SIT Planar)

EC #	Page	Description	Part Affected
EC-SIT-P01	33	Remove +3VSUS net which is no used	
EC-SIT-P02	29	Change source	PR178,PR135,PR152



Size	Document Number	Rev
		1A
PWR B to C EC History		
Date:	Monday, September 12, 2016	Sheet 40 of 40